Geodesic
PCI Express emulator for hardware designmodelling
Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ Vyčislitelʹnaâ matematika i informatika, Tome 3 (2014) no. 4, pp. 51-60

Voir la notice de l'article provenant de la source Math-Net.Ru

This paper describes PCI Express emulator. This tool is aimed to simplify development and debugging of certain class hardware devices using PCI Express protocol. The emulator is capableto simulate a device under development by a conventional computer. It significantly reduces debugtime.
Keywords: hardware design, hardware simulation, emulation
Mots-clés : PCI Express. 
A. B. Shvorin. PCI Express emulator for hardware designmodelling. Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ Vyčislitelʹnaâ matematika i informatika, Tome 3 (2014) no. 4, pp. 51-60. http://geodesic.mathdoc.fr/item/VYURV_2014_3_4_a2/
@article{VYURV_2014_3_4_a2,
     author = {A. B. Shvorin},
     title = {PCI {Express} emulator for hardware designmodelling},
     journal = {Vestnik \^U\v{z}no-Uralʹskogo gosudarstvennogo universiteta. Seri\^a Vy\v{c}islitelʹna\^a matematika i informatika},
     pages = {51--60},
     year = {2014},
     volume = {3},
     number = {4},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/VYURV_2014_3_4_a2/}
}
TY  - JOUR
AU  - A. B. Shvorin
TI  - PCI Express emulator for hardware designmodelling
JO  - Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ Vyčislitelʹnaâ matematika i informatika
PY  - 2014
SP  - 51
EP  - 60
VL  - 3
IS  - 4
UR  - http://geodesic.mathdoc.fr/item/VYURV_2014_3_4_a2/
LA  - ru
ID  - VYURV_2014_3_4_a2
ER  - 
%0 Journal Article
%A A. B. Shvorin
%T PCI Express emulator for hardware designmodelling
%J Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ Vyčislitelʹnaâ matematika i informatika
%D 2014
%P 51-60
%V 3
%N 4
%U http://geodesic.mathdoc.fr/item/VYURV_2014_3_4_a2/
%G ru
%F VYURV_2014_3_4_a2

[1] IP Compiler for PCI Express User Guide, (data obrascheniya: 26.08.2014) http://www.altera.com/literature/ug/ug_pci_express.pdf

[2] S.M. Abramov, S.A. Dbar, A.V. Klimov, Yu.A. Klimov, A.O. Lacis, A.A. Moskovskij, A.Yu. Orlov, A.B. Shvorin, Proceedings of the International Scientific and Technical Conference (Divnomorskoe, Russia, September 27 – October 2, 2010), Supercomputing Technology: Development, Programming, Applying, 1, Publishing of Taganrog Technology Institute of the South Ural State University, Taganrog, 2010

[3] S.M. Abramov, V.F. Zadneprovskij, E.P. Lilitko, “«SKIF» grade 4 Supercomputers”, Information Technology and Computer Systems, 2012, no. 1, 3–16

[4] S.M. Abramov, I.A. Adamovich, S.A. Bloxin, A.V. Elistratov, L.Ya. Karachinskij, Yu.A. Klimov, I.I. Novikov, A.Yu. Ponomarev, S.S. Rancev, I.A. Foxt, A.Yu. Xrenov, A.B. Shvorin, Yu.V. Shevchuk, “The Development of Interconnect Based on Active Optical Cables and FPGA”, Scientific Research in the Internet: All the Faces of Parallelizm, Proceedings of the International Supercomputer Conference (Novorossiysk, Russia, September 23–28, 2013), Publishing of MSU, Moscow, 2013, 220–223

[5] Avalon Interface Specifications, (data obrascheniya: 26.08.2014) http://www.altera.com/literature/manual/mnl_avalon_spec.pdf

[6] BSD Sockets Interface Programmer's Guide, (data obrascheniya: 26.08.2014) http://www.cs.put.poznan.pl/wswitala/download/pdf/B2355-90136.pdf

[7] GHDL guide, (data obrascheniya: 26.08.2014) http://ghdl.free.fr

[8] GHDL Restrictions on foreign declarations, (data obrascheniya: 26.08.2014) http://ghdl.free.fr/ghdl/Restrictions-on-foreign-declarations.html

[9] PCI Express emulator source code repository, (accessed: 26.08.2014) https://github.com/shvorin/pcie-emu