Geodesic
Protecting intellectual property in FPGA Xilinx design
Prikladnaâ diskretnaâ matematika, no. 2 (2014), pp. 110-118

Voir la notice de l'article provenant de la source Math-Net.Ru

The problem of intellectual property protection in design process of FPGA Xilinx is considered. Soft- and hardware destined to control license agreements are discussed, because such an agreement for Xilinx FPGA CAD forbids the use of this tool for a reverse engineering. It is shown, that there are classes of FPGA devices whose configuration files are not decompilable. In particular, such a class consists of devices with partial dynamic reconfiguration by means of an internal reconfiguration controller.
Keywords: reverse engineering, FPGA, intellectual property protection. 
@article{PDM_2014_2_a9,
     author = {D. I. Cheremisinov},
     title = {Protecting intellectual property in {FPGA} {Xilinx} design},
     journal = {Prikladna\^a diskretna\^a matematika},
     pages = {110--118},
     publisher = {mathdoc},
     number = {2},
     year = {2014},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/}
}
TY  - JOUR
AU  - D. I. Cheremisinov
TI  - Protecting intellectual property in FPGA Xilinx design
JO  - Prikladnaâ diskretnaâ matematika
PY  - 2014
SP  - 110
EP  - 118
IS  - 2
PB  - mathdoc
UR  - http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/
LA  - ru
ID  - PDM_2014_2_a9
ER  - 
%0 Journal Article
%A D. I. Cheremisinov
%T Protecting intellectual property in FPGA Xilinx design
%J Prikladnaâ diskretnaâ matematika
%D 2014
%P 110-118
%N 2
%I mathdoc
%U http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/
%G ru
%F PDM_2014_2_a9
D. I. Cheremisinov. Protecting intellectual property in FPGA Xilinx design. Prikladnaâ diskretnaâ matematika, no. 2 (2014), pp. 110-118. http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/