Geodesic
Protecting intellectual property in FPGA Xilinx design
Prikladnaâ diskretnaâ matematika, no. 2 (2014), pp. 110-118.

Voir la notice de l'article provenant de la source Math-Net.Ru

The problem of intellectual property protection in design process of FPGA Xilinx is considered. Soft- and hardware destined to control license agreements are discussed, because such an agreement for Xilinx FPGA CAD forbids the use of this tool for a reverse engineering. It is shown, that there are classes of FPGA devices whose configuration files are not decompilable. In particular, such a class consists of devices with partial dynamic reconfiguration by means of an internal reconfiguration controller.
Keywords: reverse engineering, FPGA, intellectual property protection. 
@article{PDM_2014_2_a9,
     author = {D. I. Cheremisinov},
     title = {Protecting intellectual property in {FPGA} {Xilinx} design},
     journal = {Prikladna\^a diskretna\^a matematika},
     pages = {110--118},
     publisher = {mathdoc},
     number = {2},
     year = {2014},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/}
}
TY  - JOUR
AU  - D. I. Cheremisinov
TI  - Protecting intellectual property in FPGA Xilinx design
JO  - Prikladnaâ diskretnaâ matematika
PY  - 2014
SP  - 110
EP  - 118
IS  - 2
PB  - mathdoc
UR  - http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/
LA  - ru
ID  - PDM_2014_2_a9
ER  - 
%0 Journal Article
%A D. I. Cheremisinov
%T Protecting intellectual property in FPGA Xilinx design
%J Prikladnaâ diskretnaâ matematika
%D 2014
%P 110-118
%N 2
%I mathdoc
%U http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/
%G ru
%F PDM_2014_2_a9
D. I. Cheremisinov. Protecting intellectual property in FPGA Xilinx design. Prikladnaâ diskretnaâ matematika, no. 2 (2014), pp. 110-118. http://geodesic.mathdoc.fr/item/PDM_2014_2_a9/

[1] Wollinger T., Guarjardo J., and Paar C., “Security on FPGAs: State-of-the-Art implementations and attacks”, ACM Trans. Embedded Comput. Systems, 3:3 (2004), 534–574 | DOI

[2] Musker D. C., “Reverse engineering”, Protecting Exploiting Intellectual Property in Electronics, IBC Conferences, 10 June 1998 http://www.jenkins.eu/articles-general/reverse-engineering.asp

[3] Wollinger T., Parr C., “How secure are FPGAs in cryptographic applications”, LNCS, 2887, 2003, 91–100

[4] Trimberger S., “Trusted design in FPGAs”, Proc. 44th Annual Design Automation Conf. (DAC' 07), ACM, N.Y., 2007, 5–8 | DOI

[5] Note J.-B., Rannaud E., “From the bitstream to the netlist”, Proc. 16th Int. ACM/SIGDA Symp. on FPGA, ACM, N.Y., 2008, 264–264 | DOI

[6] Beckhoff C., Koch D., Torresen J., “The Xilinx Design Language (XDL): Tutorial and use cases”, 6th Int. Workshop ReCoSoC' 11, Montpellier, France, 2011, 1–8

[7] V. V. Yaschenko (red.), Vvedenie v kriptografiyu, Piter, SPb., 2001, 288 pp.

[8] Cifuentes C., Gough K. J., “Decompilation of binary programs”, Software – Practice Experience, 25:7 (1995), 811–829 | DOI

[9] Beckhoff C., Koch D., Torresen J., “Go ahead: a partial reconfiguration framework”, 20th Annual IEEE Int. Symp. on Field-Programmable Custom Comp. Machines (April 29 – May 1, 2012, Toronto, Canada), 27–44

[10] Partial Reconfiguration User Guide UG702 (v13.1), Xilinx Inc., March 1, 2011, 124 pp.

[11] Majzoobi M., Koushanfar F., Potkonjak M., “FPGA-oriented security”, Introduction to Hardware Security and Trust, eds. M. Tehranipour, M. Wang, Springer, 2011, 195–231