On the model checking problem for some extension of CTL*

A. R. Gnatenko ; V. A. Zakharov

Modelirovanie i analiz informacionnyh sistem, Tome 27 (2020) no. 4, pp. 428-441.

Résumé

Sequential reactive systems include programs and devices that work with two streams of data and convert input streams of data into output streams. Such information processing systems include controllers, device drivers, computer interpreters. The result of the operation of such computing systems are infinite sequences of pairs of events of the request-response type, and, therefore, finite transducers are most often used as formal models for them. The behavior of transducers is represented by binary relations on infinite sequences, and so, traditional applied temporal logics (like HML, LTL, CTL, mu-calculus) are poorly suited as specification languages, since omega-languages, not binary relations on omega-words are used for interpretation of their formulae. To provide temporal logics with the ability to define properties of transformations that characterize the behavior ofreactive systems, we introduced new extensions ofthese logics, which have two distinctive features: 1) temporal operators are parameterized, and languages in the input alphabet oftransducers are used as parameters; 2) languages in the output alphabet oftransducers are used as basic predicates. Previously, we studied the expressive power ofnew extensions Reg-LTL and Reg-CTL ofthe well-known temporal logics oflinear and branching time LTL and CTL, in which it was allowed to use only regular languages for parameterization of temporal operators and basic predicates. We discovered that such a parameterization increases the expressive capabilities oftemporal logic, but preserves the decidability of the model checking problem. For the logics mentioned above, we have developed algorithms for the verification of finite transducers. At the next stage of our research on the new extensions of temporal logic designed for the specification and verification of sequential reactive systems, we studied the verification problem for these systems using the temporal logic Reg-CTL*, which is an extension ofthe Generalized Computational Tree Logics CTL*. In this paper we present an algorithm for checking the satisfiability of Reg-CTL* formulae on models of finite state transducers and show that this problem belongs to the complexity class ExpSpace.

Détail

Keywords: reactive system, model checking, finite state transducer, temporal logic, regular language, specification.

Bibliographie

[1] R. Alur, P. Cerny, “Streaming transducers for algorithmic verification of single-pass list-processing programs”, Proceedings of the 38th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, 2011, 599–610 | DOI | Zbl

[2] Q. Hu, L. D'Antoni, “Automatic program inversion using symbolic transducers”, Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation, 2017, 376–389

[3] M. Veanes, P. Hooimeijer, B. Livshits, D. Molnar, N. Bjorner, “Symbolic finite state transducers: Algorithms and applications”, Proceedings of the 39th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, 2012, 137–150 | DOI | Zbl

[4] A. R. Gnatenko, V. A. Zakharov, “On the Expressive Power of Some Extensions of Linear Temporal Logic”, Automatic Control and Computer Sciences, 53:7 (2019), 663–675 | DOI | MR

[5] D. G. Zakharov, V. A. Kozlova, D. Kozlova, “On the model checking of sequential reactive systems”, Proceedings of the 25-th International Workshop on Concurrency, specification and Programming (Rostock, Germany, September 28–30), CEUR Workshop Proceedings, 1698, 2016, 233–244

[6] A. R. Gnatenko, V. A. Zakharov, “On the model checking ofnite state transducers over semigroups”, Proceedings of ISP RAS, 30:3 (2018), 303–324 | DOI

[7] E. M. Clarke Jr, O. Grumberg, D. Kroening, D. Peled, H. Veith, Model checking, MIT press, 1999 | MR

[8] A. R. Gnatenko, “On the complexity of model checking problem for finite state transducers over free semigroups”, Proceedings of the Student Session of European Summer School on Logic, Language and Information (Riga, 2019)

[9] J. Hopcroft, J. Ullman, Introduction to Automataeory, Languages, and Computation, Addison-Wesley, 1979 | MR

[10] D. Gabbay, A. Pnueli, S. Shelah, J. Stavi, “On the temporal analysis of fairness”, Proceedings of the 7th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, 1980, 163–173

[11] Z. Manna, P. Wolper, “Synthesis of communicating processes from temporal logic specifications”, Workshop on Logic of Programs, Lecture Notes in Computer Science, 131, Springer, 1981, 253–281 | DOI | MR

[12] P. Wolper, “Temporal Logic Can Be More Expressive”, Information and control, 56:1-2 (1983), 72–99 | DOI | MR | Zbl

[13] O. Kupferman, N. Piterman, M. Y. Vardi, “Extended temporal logic revisited”, Proceedings of 12-th International Conference on Concurrency Theory, Springer, 2001, 519–535 | MR | Zbl

[14] M. Y. Vardi, P. Wolper, “Yet another process logic”, Lecture Notes in Computer Science, 14, Springer, 1983, 501–512 | MR

[15] M. Y. Vardi, “A Temporal Fixpoint Calculus”, Proceedings of the 15-th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, 1988, 250–259 | DOI

[16] J. G. Henriksen, P. S. Thiagarajan, “Dynamic linear time temporal logic”, Annals of Pure and Applied logic, 96:1–3 (1999), 187–207 | DOI | MR | Zbl

[17] M. Leucker, C. Sanchez, “Regular Linear Temporal Logic”, Proceedings of the 4-th International colloquium on theoretical aspects of computing, Springer, 2007, 291–305 | Zbl

[18] R. Mateescu, P. T. Monteiro, E. Dumas, H. De Jong, “CTRL: Extension of CTL with regular expressions and fairness operators to verify genetic regulatory networks”, Theoretical Computer Science, 412:26 (2011), 2854–2883 | DOI | MR | Zbl

[19] R. Gerth, D. Peled, M. Y. Vardi, P. Wolper, “Simple on-the-fly automatic verification of linear temporal logic”, International Conference on Protocol specification, Testing and verification, Springer, 1995, 3–18

[20] M. Y. Vardi, P. Wolper, “An automata-theoretic approach to automatic program verification”, Proceedings of the First Symposium on Logic in Computer Science, IEEE Computer Society, 1986, 322–331

[21] W. J. Savitch, “Relationships between nondeterministic and deterministic tape complexities”, Journal of computer and system sciences, 4:2 (1970), 177–192 | DOI | MR | Zbl

[22] D. Kozen, “Lower bounds for natural proof systems”, Proceedings of the 18-th Symp. on the Foundations of Computer Science, IEEE, 1977, 254–266 | MR

[23] A. Mader, “A classification of PLC models and applications”, Discrete Event Systems, The Springer International Series in Engineering and Computer Science, 569, Springer, 2000, 239–246 | MR

[24] T. Ovatman, A. Aral, D. Polat, A. O. Unver, “An overview of model checking practices on verification of PLC software”, Software Systems Modeling, 15:4 (2016), 937–960 | DOI

[25] N. Garanina, I. Anureev, V. Zyubin, A. Rozov, T. Liakh, S. Gorlatch, “Reasoning about Programmable Logic Controllers”, System Informatics, 17 (2020), 33–42

[26] E. V. Kuzmin, D. A. Ryabukhin, V. A. Sokolov, “On the expressiveness of the approach to constructing PLC-programs by LTL-specification”, Automatic Control and Computer Sciences, 50:7 (2016), 510–519 | DOI | MR

[27] O. Ljungkrantz, K. Akesson, M. Fabian, C. Yuan, “A formal specification language for PLC-based control logic”, Proceedings of the 8th IEEE International Conference on Industrial Informatics, IEEE, 2010, 1067–1072

[28] O. Ljungkrantz, K. Akesson, M. Fabian, A. H. Ebrahimi, “An empirical study of control logic specifications for programmable logic controllers”, Empirical Software Engineering, 19:3 (2014), 655–677 | DOI