Geodesic
Data rate estimation for wireless core-to-cache communication in~multicore~CPUs
Modelirovanie i analiz informacionnyh sistem, Tome 22 (2015) no. 2, pp. 238-247

Voir la notice de l'article provenant de la source Math-Net.Ru

In this paper, a principal architecture of common purpose CPU and its main components are discussed, CPUs evolution is considered and drawbacks that prevent future CPU development are mentioned. Further, solutions proposed so far are addressed and a new CPU architecture is introduced. The proposed architecture is based on wireless cache access that enables a reliable interaction between cores in multicore CPUs using terahertz band, 0.1-10THz. The presented architecture addresses the scalability problem of existing processors and may potentially allow to scale them to tens of cores. As in-depth analysis of the applicability of the suggested architecture requires accurate prediction of traffic in current and next generations of processors, we consider a set of approaches for traffic estimation in modern CPUs discussing their benefits and drawbacks. The authors identify traffic measurements by using existing software tools as the most promising approach for traffic estimation, and they use Intel Performance Counter Monitor for this purpose. Three types of CPU loads are considered including two artificial tests and background system load. For each load type the amount of data transmitted through the L2-L3 interface is reported for various input parameters including the number of active cores and their dependences on the number of cores and operational frequency.
Keywords: multicore CPUs, wireless network on chip, broadband communication systems.
Mots-clés : WNoC 
@article{MAIS_2015_22_2_a6,
     author = {M. Komar and V. Petrov and K. Borunova and D. Moltchanov and E. Koucheryavy},
     title = {Data rate estimation for wireless core-to-cache communication {in~multicore~CPUs}},
     journal = {Modelirovanie i analiz informacionnyh sistem},
     pages = {238--247},
     publisher = {mathdoc},
     volume = {22},
     number = {2},
     year = {2015},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/MAIS_2015_22_2_a6/}
}
TY  - JOUR
AU  - M. Komar
AU  - V. Petrov
AU  - K. Borunova
AU  - D. Moltchanov
AU  - E. Koucheryavy
TI  - Data rate estimation for wireless core-to-cache communication in~multicore~CPUs
JO  - Modelirovanie i analiz informacionnyh sistem
PY  - 2015
SP  - 238
EP  - 247
VL  - 22
IS  - 2
PB  - mathdoc
UR  - http://geodesic.mathdoc.fr/item/MAIS_2015_22_2_a6/
LA  - ru
ID  - MAIS_2015_22_2_a6
ER  - 
%0 Journal Article
%A M. Komar
%A V. Petrov
%A K. Borunova
%A D. Moltchanov
%A E. Koucheryavy
%T Data rate estimation for wireless core-to-cache communication in~multicore~CPUs
%J Modelirovanie i analiz informacionnyh sistem
%D 2015
%P 238-247
%V 22
%N 2
%I mathdoc
%U http://geodesic.mathdoc.fr/item/MAIS_2015_22_2_a6/
%G ru
%F MAIS_2015_22_2_a6
M. Komar; V. Petrov; K. Borunova; D. Moltchanov; E. Koucheryavy. Data rate estimation for wireless core-to-cache communication in~multicore~CPUs. Modelirovanie i analiz informacionnyh sistem, Tome 22 (2015) no. 2, pp. 238-247. http://geodesic.mathdoc.fr/item/MAIS_2015_22_2_a6/