On verification of PLC-programs written in the LD-language
Modelirovanie i analiz informacionnyh sistem, Tome 19 (2012) no. 2, pp. 138-144
Voir la notice de l'article provenant de la source Math-Net.Ru
We discuss some questions connected with the construction of a technology of analysing correctness of Programmable Logic Controller programs. We consider an example of modeling and automated verification of PLC-programs written in the Ladder Diagram language (including timed function blocks) of the IEC 61131-3 standard. We use the Cadence SMV for symbolic model checking. Program properties are written in the linear-time temporal logic LTL.
Keywords:
verification, model checking, PLC-programs, Ladder Diagrams.
@article{MAIS_2012_19_2_a9,
author = {E. V. Kuz'min and V. A. Sokolov},
title = {On verification of {PLC-programs} written in the {LD-language}},
journal = {Modelirovanie i analiz informacionnyh sistem},
pages = {138--144},
publisher = {mathdoc},
volume = {19},
number = {2},
year = {2012},
language = {ru},
url = {http://geodesic.mathdoc.fr/item/MAIS_2012_19_2_a9/}
}
TY - JOUR AU - E. V. Kuz'min AU - V. A. Sokolov TI - On verification of PLC-programs written in the LD-language JO - Modelirovanie i analiz informacionnyh sistem PY - 2012 SP - 138 EP - 144 VL - 19 IS - 2 PB - mathdoc UR - http://geodesic.mathdoc.fr/item/MAIS_2012_19_2_a9/ LA - ru ID - MAIS_2012_19_2_a9 ER -
E. V. Kuz'min; V. A. Sokolov. On verification of PLC-programs written in the LD-language. Modelirovanie i analiz informacionnyh sistem, Tome 19 (2012) no. 2, pp. 138-144. http://geodesic.mathdoc.fr/item/MAIS_2012_19_2_a9/