On verification of PLC-programs written in the LD-language
Modelirovanie i analiz informacionnyh sistem, Tome 19 (2012) no. 2, pp. 138-144.

Voir la notice de l'article provenant de la source Math-Net.Ru

We discuss some questions connected with the construction of a technology of analysing correctness of Programmable Logic Controller programs. We consider an example of modeling and automated verification of PLC-programs written in the Ladder Diagram language (including timed function blocks) of the IEC 61131-3 standard. We use the Cadence SMV for symbolic model checking. Program properties are written in the linear-time temporal logic LTL.
Keywords: verification, model checking, PLC-programs, Ladder Diagrams.
@article{MAIS_2012_19_2_a9,
     author = {E. V. Kuz'min and V. A. Sokolov},
     title = {On verification of {PLC-programs} written in the {LD-language}},
     journal = {Modelirovanie i analiz informacionnyh sistem},
     pages = {138--144},
     publisher = {mathdoc},
     volume = {19},
     number = {2},
     year = {2012},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/MAIS_2012_19_2_a9/}
}
TY  - JOUR
AU  - E. V. Kuz'min
AU  - V. A. Sokolov
TI  - On verification of PLC-programs written in the LD-language
JO  - Modelirovanie i analiz informacionnyh sistem
PY  - 2012
SP  - 138
EP  - 144
VL  - 19
IS  - 2
PB  - mathdoc
UR  - http://geodesic.mathdoc.fr/item/MAIS_2012_19_2_a9/
LA  - ru
ID  - MAIS_2012_19_2_a9
ER  - 
%0 Journal Article
%A E. V. Kuz'min
%A V. A. Sokolov
%T On verification of PLC-programs written in the LD-language
%J Modelirovanie i analiz informacionnyh sistem
%D 2012
%P 138-144
%V 19
%N 2
%I mathdoc
%U http://geodesic.mathdoc.fr/item/MAIS_2012_19_2_a9/
%G ru
%F MAIS_2012_19_2_a9
E. V. Kuz'min; V. A. Sokolov. On verification of PLC-programs written in the LD-language. Modelirovanie i analiz informacionnyh sistem, Tome 19 (2012) no. 2, pp. 138-144. http://geodesic.mathdoc.fr/item/MAIS_2012_19_2_a9/

[1] D. Gris, Nauka programmirovaniya, Per. s angl., Mir, M., 1984, 416 pp.

[2] E. M. Klark, O. Gramberg, D. Peled, Verifikatsiya modelei programm: Model Checking, Per. s angl., MTsNMO, M., 2002, 416 pp.

[3] E. Parr, Programmiruemye kontrollery: rukovodstvo dlya inzhenera, BINOM. Laboratoriya znanii, M., 2007, 516 pp. | Zbl

[4] I. V. Petrov, Programmiruemye kontrollery. Standartnye yazyki i priemy prikladnogo proektirovaniya, SOLON-Press, M., 2004, 256 pp.

[5] G. Canet, S. Couffin, J.-J. Lesage, A. Petit, Ph. Schnoebelen, “Towards the Automatic Verification of PLC Programs Written in Instruction List”, Proceedings of the IEEE International Conference on Systems, Man and Cybernetics (SMC-2000), Argos Press, 2000, 2449–2454

[6] CoDeSys. Controller Development System http://www.3s-software.com/

[7] O. Pavlovic, R. Pinger, M. Kollmann, “Automation of Formal Verification of PLC Programs Written in IL”, Proceedings of 4th International Verification Workshop (VERIFY'07), Bremen, Germany, 2007, 152–163

[8] O. Rossi, Ph. Schnoebelen, “Formal Modeling of Timed Function Blocks for the Automatic Verification of Ladder Diagram Programs”, Proceedings of the 4th International Conference on Automation of Mixed Processes: Hybrid Dynamic Systems (ADPM-2000), Shaker Verlag, 2000, 177–182

[9] SMV. The Cadence SMV Model Checker http://www.kenmcmil.com/smv.html