Voir la notice de l'article provenant de la source Library of Science
@article{IJAMCS_2011_21_2_a14,
author = {Wi\'sniewski, R. and Barkalov, A. and Titarenko, L. and Halang, W. A.},
title = {Design of microprogrammed controllers to be implemented in {FPGAs}},
journal = {International Journal of Applied Mathematics and Computer Science},
pages = {401--412},
publisher = {mathdoc},
volume = {21},
number = {2},
year = {2011},
language = {en},
url = {http://geodesic.mathdoc.fr/item/IJAMCS_2011_21_2_a14/}
}
TY - JOUR AU - Wiśniewski, R. AU - Barkalov, A. AU - Titarenko, L. AU - Halang, W. A. TI - Design of microprogrammed controllers to be implemented in FPGAs JO - International Journal of Applied Mathematics and Computer Science PY - 2011 SP - 401 EP - 412 VL - 21 IS - 2 PB - mathdoc UR - http://geodesic.mathdoc.fr/item/IJAMCS_2011_21_2_a14/ LA - en ID - IJAMCS_2011_21_2_a14 ER -
%0 Journal Article %A Wiśniewski, R. %A Barkalov, A. %A Titarenko, L. %A Halang, W. A. %T Design of microprogrammed controllers to be implemented in FPGAs %J International Journal of Applied Mathematics and Computer Science %D 2011 %P 401-412 %V 21 %N 2 %I mathdoc %U http://geodesic.mathdoc.fr/item/IJAMCS_2011_21_2_a14/ %G en %F IJAMCS_2011_21_2_a14
Wiśniewski, R.; Barkalov, A.; Titarenko, L.; Halang, W. A. Design of microprogrammed controllers to be implemented in FPGAs. International Journal of Applied Mathematics and Computer Science, Tome 21 (2011) no. 2, pp. 401-412. http://geodesic.mathdoc.fr/item/IJAMCS_2011_21_2_a14/
[1] Adamski, M. and Barkalov, A. (2006). Architectural and Sequential Synthesis of Digital Devices, University of Zielona Góra Press, Zielona Góra.
[2] Baranov, S. I. (1994). Logic Synthesis for Control Automata, Kluwer Academic Publishers, Boston, MA.
[3] Barkalov, A. and Titarenko, L. (2009). Logic Synthesis for FSMBased Control Units, Springer-Verlag, Berlin.
[4] Barkalov, A., Węgrzyn, M. and Wiśniewski, R. (2006). Optimization of LUT-elements amount in cotrol unit of system on-chip, Discrete-Event System Design, DESDes '06: A Proceedings Volume from the 3rd IFAC Workshop, Rydzyna, Poland, pp. 143-146.
[5] Barkalov A., Titarenko L. and Chmielewski S. (2007). Reduction in the number of PAL macrocells in the circuit of a Moore FSM, International Journal of Applied Mathematics and Computer Science 17(4): 565-675, DOI: 10.2478/v10006-007-0046-8.
[6] Brown, S. and Vranesic, Z. (2000). Fundamentals of Digital Logic with VHDL Design, McGraw Hill, New York, NY.
[7] Bukowiec, A. (2009). Synthesis of Finite State Machines for FPGA Devices Based on Architectural Decomposition, University of Zielona Góra Press, Zielona Góra.
[8] De Micheli, G. (1994). Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, NY.
[9] Gajski, D. (1996). Principles of Digital Design, Prentice Hall, Upper Saddle River, NJ.
[10] Garcia-Vargas, I., Senhadji-Navarro, R., Jimenez-Moreno, G., Civit-Balcells, A. and Guerra-Gutierrez, P. (2007). ROMbased finite state machine implementation in low cost FPGAs, IEEE International Symposium on Industrial Electronics (ISIE), Vigo, Spain, pp. 2342-2347.
[11] Kania, D. (2004). The Logic Synthesis for the PAL-based Complex Programmable Logic Devices, Lecture Notes of the Silesian University of Technology, Gliwice, (in Polish).
[12] Lee, J. M. (1999). VERILOG QuickStart: A Practical Guide to Simulation and Synthesis in VERILOG, Kluwer Academic Publishers, Norwell, MA.
[13] Łuba, T. (2005). Synthesis of Logic Devices, Warsaw University of Technology Press, Warsaw, (in Polish).
[14] Łuba, T., Borowik, G. and Kraśniewski, A. (2009). Synthesis of finite state machines for implementation with programmable structures, Electronics and Telecommunications Quarterly 55(2): 183-200.
[15] Maxfield, C. (2004). The Design Warrior's Guide to FPGAs, Academic Press, Inc., Orlando, FL.
[16] Sentovich, E. M. (1993). Sequential Circuit Synthesis at the Gate Level, Ph.D. thesis, University of California, Berkeley, CA.
[17] Thomas, D. and Moorby, P. (2002). The Verilog Hardware Description Language, 5th Edn., Kluwer Academic Publishers, Norwell, MA.
[18] Wiśniewska, M., Wiśniewski, R. and Adamski, M. (2007). Usage of hypergraph theory in decomposition of concurrent automata, Pomiary, Automatyka, Kontrola (7): 66-68.
[19] Wiśniewski, R. (2005). Partial reconfigutration of microprogrammed controllers implemented in FPGAs, Proceedings of the International Ph.D. Workshop OWD 2005, Wisła, Poland, Vol. 21, pp. 239-242, (in Polish).
[20] Wiśniewski, R. (2009). Synthesis of Compositional Microprogram Control Units for Programmable Devices, University of Zielona Góra Press, Zielona Góra.
[21] Wiśniewski, R., Barkalov, A. and Titarenko, L. (2006). Optimization of address circuit of compositional microprogram unit, Proceedings of the IEEE East-West Design Test Workshop, EWDTW '06, Sochi, Russia, pp. 167-170.
[22] Zwolinski, M. (2000). Digital System Design with VHDL, Addison-Wesley Longman Publishing Co., Inc., Boston, MA.