@article{VYURV_2013_2_2_a2,
author = {A. V. Kalachev and A. S. Karsakov and I. B. Meyerov and Ya. A. Napylnikova and A. Yu. Ovsuhno},
title = {Development of software tool for the analysis of energy efficiency},
journal = {Vestnik \^U\v{z}no-Uralʹskogo gosudarstvennogo universiteta. Seri\^a Vy\v{c}islitelʹna\^a matematika i informatika},
pages = {33--47},
year = {2013},
volume = {2},
number = {2},
language = {ru},
url = {http://geodesic.mathdoc.fr/item/VYURV_2013_2_2_a2/}
}
TY - JOUR AU - A. V. Kalachev AU - A. S. Karsakov AU - I. B. Meyerov AU - Ya. A. Napylnikova AU - A. Yu. Ovsuhno TI - Development of software tool for the analysis of energy efficiency JO - Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ Vyčislitelʹnaâ matematika i informatika PY - 2013 SP - 33 EP - 47 VL - 2 IS - 2 UR - http://geodesic.mathdoc.fr/item/VYURV_2013_2_2_a2/ LA - ru ID - VYURV_2013_2_2_a2 ER -
%0 Journal Article %A A. V. Kalachev %A A. S. Karsakov %A I. B. Meyerov %A Ya. A. Napylnikova %A A. Yu. Ovsuhno %T Development of software tool for the analysis of energy efficiency %J Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ Vyčislitelʹnaâ matematika i informatika %D 2013 %P 33-47 %V 2 %N 2 %U http://geodesic.mathdoc.fr/item/VYURV_2013_2_2_a2/ %G ru %F VYURV_2013_2_2_a2
A. V. Kalachev; A. S. Karsakov; I. B. Meyerov; Ya. A. Napylnikova; A. Yu. Ovsuhno. Development of software tool for the analysis of energy efficiency. Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ Vyčislitelʹnaâ matematika i informatika, Tome 2 (2013) no. 2, pp. 33-47. http://geodesic.mathdoc.fr/item/VYURV_2013_2_2_a2/
[1] M. Weiser, B. Welch, A. Demers et al., “Scheduling for Reduced CPU Energy”, Proceedings of the 1st USENICS Symposium on Operating Systems Design and Implementation (Monterey, CA, Nov. 1994), 13–23
[2] C. Bekas, A. Curioni, “A new energy aware performance metric”, Computer Science – R, 25 (2010), 187–195
[3] L. Benini, G. De Micheli, Dynamic Power Management: Design Techniques and Cad Tools, Kluwer Academic Publishers, 1998, 231 pp.
[4] T. Simunic, L. Benini, A. Acquaviva et al., “Dynamic Voltage Scaling and Power Management for Portable Systems”, Proceedings of the 38th conference on Design automation (Las Vegas, Nevada, Jun. 2001), 2001, 524–529
[5] T. Simunic, Energy efficient system design and utilization: PhD Thesis, Stanford University (Stanford, CA), 2001, 128 pp.
[6] D. Snowdon, S. Ruocco, G. Heiser, “Power Management and Dynamic Voltage Scaling: Myths and Facts”, Proceedings of the 7th ACM IEEE International conference on Embedded software (Salzburg, Sep. 2007), 84–93
[7] N. Kappiah, V. W. Freeh, D. K. Lowenthal, “Just In Time Dynamic Voltage Scaling: Exploiting Inter–Node Slack to Save Energy in MPI Programs”, Proceedings of the ACM/IEEE SC 2005 Conference (Seattle, Washington, Nov. 2005), 33
[8] G. Chen, K. Malkowski, M. T. Kandemir, P. Raghavan, “Reducing power with performance constraints for parallel sparse applications”, Proceedings of the 19th International Parallel Distributed Processing Symposium (Denver, Colorado, Apr. 2005), 8
[9] Intel Corp., Intel 64 and IA-32 Architectures Optimization Reference Manual, Chapter 11. P. 423–430 } {\tt http://www.intel.com/content/dam/doc/manual/64-ia-32-architecturesoptimization-manual.pdf
[10] Energy-Efficient Platforms – Considerations for Application Software and Services } {\tt http://download.intel.com/technology/pdf/322304.pdf
[11] V. Tiwari, S. Malik, A. Wolfe, “Power Analysis of Embedded Software: A First Step”, IEEE Transactions on VLSI Systems, 2:4 (1994), 437–445
[12] V. Tiwari, S. Malik, A. Wolfe, M. Lee, “Instruction Level Power Analysis and Optimization of Software”, Proceedings of the 9th International Conference VLSI Design (Bangalore, India, Jan. 1996), 326–328
[13] H. H. Tomiyama, T. Ishihara, A. Inoue, H. Yasuura, “Instruction scheduling for power reduction in processor–based system design”, Proceedings of the Conference Design, Automation ant Test in Europe (Paris, France, Feb. 1998), 855–860
[14] T. Simunic, L. Benini, G. De Micheli, “Energy–Efficient Design of Battery–Powered Embedded Systems”, IEEE Transactions on VLSI Systems, 9:1 (2001), 15–28
[15] C. Brandoles, W. Fornaciari, F. Salice, D. Sciuto, “The impact of source code transformations on software power and energy consumption”, World Scientific Journal of Circuits Systems and Computers, 11:5 (2002), 477–502
[16] Power Checker Web Site } {\tt http://software.intel.com/en-us/blogs/2011/06/27/intel-power-checker/
[17] Power Informer Web Site } {\tt http://software.intel.com/en-us/articles/intel-powerinformer/
[18] Joulemeter Web Site } {\tt http://research.microsoft.com/en-us/downloads/fe9e10c5-5c5b-450c-a674- daf55565f794/
[19] Perfmon Web Site } {\tt http://technet.microsoft.com/en-us/library/bb490957.aspx
[20] Power Checker Web Site } {\tt https://01.org/powertop/