Geodesic
Implementation of surface-related multiple prediction problem on reconfigurable computer systems
Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie, Tome 13 (2020) no. 1, pp. 81-94
Cet article a éte moissonné depuis la source Math-Net.Ru

Voir la notice de l'article

The traditional methodology of computer-aided synthesis of parallel-pipeline programs for reconfigurable computer systems based on field programmable gate arrays (FPGAs) is aimed at the highest possible computer system performance, achieved on available hardware resource. Application of such an approach to real-time problems can lead to inefficient use of system hardware resource. Frequently, this fact leads to idle stand of occupied equipment and to higher requirements to power consumption, size and cost of the end product. We suggest a new methodology to synthesize of parallel-pipeline programs for solution of real-time computationally intensive problems. The methodology provides data processing having a specified rate which depends on a specified time interval. With the help of the developed methodology, it is possible to synthesize a problem computing structure, which requires the minimum hardware resource for the specified system performance. In order to illustrate the suggested methodology, we give the solution of the real-time surface-related multiple prediction problem. We evaluate various configurations of reconfigurable computer systems based on Xilinx Kintex UltraScale FPGAs.
Keywords: reconfigurable computer systems, field programmable gate array (FPGA), surface-related multiple prediction (SRMP), real-time problems. 
@article{VYURU_2020_13_1_a5,
     author = {K. N. Alekseev and I. I. Levin and D. A. Sorokin},
     title = {Implementation of surface-related multiple prediction problem on reconfigurable computer systems},
     journal = {Vestnik \^U\v{z}no-Uralʹskogo gosudarstvennogo universiteta. Seri\^a, Matemati\v{c}eskoe modelirovanie i programmirovanie},
     pages = {81--94},
     year = {2020},
     volume = {13},
     number = {1},
     language = {en},
     url = {http://geodesic.mathdoc.fr/item/VYURU_2020_13_1_a5/}
}
TY  - JOUR
AU  - K. N. Alekseev
AU  - I. I. Levin
AU  - D. A. Sorokin
TI  - Implementation of surface-related multiple prediction problem on reconfigurable computer systems
JO  - Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie
PY  - 2020
SP  - 81
EP  - 94
VL  - 13
IS  - 1
UR  - http://geodesic.mathdoc.fr/item/VYURU_2020_13_1_a5/
LA  - en
ID  - VYURU_2020_13_1_a5
ER  - 
%0 Journal Article
%A K. N. Alekseev
%A I. I. Levin
%A D. A. Sorokin
%T Implementation of surface-related multiple prediction problem on reconfigurable computer systems
%J Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie
%D 2020
%P 81-94
%V 13
%N 1
%U http://geodesic.mathdoc.fr/item/VYURU_2020_13_1_a5/
%G en
%F VYURU_2020_13_1_a5
K. N. Alekseev; I. I. Levin; D. A. Sorokin. Implementation of surface-related multiple prediction problem on reconfigurable computer systems. Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie, Tome 13 (2020) no. 1, pp. 81-94. http://geodesic.mathdoc.fr/item/VYURU_2020_13_1_a5/

[1] P.P. Chu, RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability, John Wiley and Sons, New York, 2006

[2] R. Nane, V.M. Sima, C. Pilato, J. Choi, B. Fort, A. Canis, Y.T. Chen, H. Hsiao, S. Brown, “A Survey and Evaluation of FPGA High-Level Synthesis Tools”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 35:10 (2016), 1591–1604 | DOI

[3] Mitrion-c, (accessed 20 December 2018) http://mitc-openbio.sourceforge.net/

[4] OpenCL Overview Development, (accessed: 20 December 2018) https://www.khronos.org/opencl/

[5] Kalyaev A. V., Levin I. I., Modular-Stackable Multiprocessor Systems with Structural-procedural Organization of Calculations, Janus-K, M., 2003 (in Russian)

[6] Levin I. I., Dordopulo A. I., Gudkov V. A., Programming Reconfigurable Compute Nodes in COLAMO, SFEDU, Rostov-on-Don, 2016 (in Russian)

[7] Kalyaev I. A., Levin I. I., Semernikov E. A., Shmojlov V. I., Reconfigurable Multi-pipeline Computing Structures, UNC RAN, Rostov-on-Don, 2008 (in Russian)

[8] Dordopulo A. I., Sorokin D. A., “A Methodology of Hardware Overhead Decrease in Complex Systems While Solving Problems With Considerably Variable Data Flow Density”, Izvestiya SFedU. Engineering Sciences, 2012, no. 4, 213–219 (in Russian)

[9] Hmelevskoj V. K., Geophysical Methods of Studying the Earth's Crust, v. 1, Dubna State University, Dubna, 1997 (in Russian)

[10] D.J. Verschuur, A.J. Berkhout, C.P. Wapenaar, “Adaptive Surface-Related Multiple Elimination”, Geophysics, 9 (1992), 1166–1177 | DOI

[11] A.J. Berkhout, D.J. Verschuur, “Estimation of Multiple Scattering by Iterative Inversion, Part I: Theoretical Considerations”, Geophysics, 5 (1997), 1586–1595 | DOI

[12] Huang Xin-Wu, Sun Chun-Yan, Niu Bin-Hua, Wang Huan-Di, Zeng Min-Shan, “Surface-Related Multiple Prediction and Suppression Based on Data-Consistence: a Theoretical Study and Test”, Chinese Journal of Geophysics, 1 (2005), 188–196 | DOI

[13] Denisov M. S., Finikov D. B., “Multiple Wave Suppression Methods in Seismic Exploration. Part 1”, Seismic Technologies, 2007, no. 1, 5–16 (in Russian) | MR

[14] Kurin E. A., Denisov M. S., “Application of High Performance Computing Systems System in the Suppression of Multiple Reflected Wave Interference”, Seismic Technologies, 4 (2011), 35–40 (in Russian)

[15] E. Verschuur, B. Dragoset, I. Moore, R. Bisley, “A Perspective on 3D Surface-Related Multiple Elimination”, Geophysics, 5 (2010), 245–261

[16] UltraScale Architecture and Product Data Sheet: Overview, (accessed December 5, 2018) https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf

[17] Performance and Resource Utilization for Floating-point v7.1, (accessed May 6, 2019) https://www.xilinx.com/support/documentation/ip_documentation/ru/floating-point.html

[18] Rabiner L., Gold B., Theory and Application of Digital Signal Processing, PHI Learning, Delhi, 1975

[19] Semernikov E. A., Doronchenko Yu.I., “Conveyor Macroprocessor Digital Signal Processing with Structural and Procedural Organization of Computing”, Herald of Computer and Information Technologies, 2005, no. 8, 49–55 (in Russian)