@article{VYURU_2012_12_a9,
author = {V. V. Korneev and A. V. Budnik},
title = {Efficiency of {Programming} {Model} {Based} on {Explicit} {Creating} {Light} {Threads}},
journal = {Vestnik \^U\v{z}no-Uralʹskogo gosudarstvennogo universiteta. Seri\^a, Matemati\v{c}eskoe modelirovanie i programmirovanie},
pages = {107--111},
year = {2012},
number = {12},
language = {ru},
url = {http://geodesic.mathdoc.fr/item/VYURU_2012_12_a9/}
}
TY - JOUR AU - V. V. Korneev AU - A. V. Budnik TI - Efficiency of Programming Model Based on Explicit Creating Light Threads JO - Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie PY - 2012 SP - 107 EP - 111 IS - 12 UR - http://geodesic.mathdoc.fr/item/VYURU_2012_12_a9/ LA - ru ID - VYURU_2012_12_a9 ER -
%0 Journal Article %A V. V. Korneev %A A. V. Budnik %T Efficiency of Programming Model Based on Explicit Creating Light Threads %J Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie %D 2012 %P 107-111 %N 12 %U http://geodesic.mathdoc.fr/item/VYURU_2012_12_a9/ %G ru %F VYURU_2012_12_a9
V. V. Korneev; A. V. Budnik. Efficiency of Programming Model Based on Explicit Creating Light Threads. Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie, no. 12 (2012), pp. 107-111. http://geodesic.mathdoc.fr/item/VYURU_2012_12_a9/
[1] Peter Kogge et al., ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems, , University of Notre Dame, September 28, 2008 (data obrascheniya: 04.04.2012) http://www.sc.doe.gov/ascr/Research/CS/DARPA
[2] K. Wheeler et al., “Qthreads: An API for Programming with Millions of Lightweight Threads”, Workshop on Multithreaded Architectures and Applications at IEEE IPDPS (April, 2008), 1–8
[3] Korneev V. V., “Next Supercomputers Generation”, Open systems, 2008, no. 8, 14–19
[4] Korneev V. V., “An Approach to the Programming of Supercomputers on the Basis of Multicore Multithreaded Chips”, Numerical Methods and Programming, 10 (2009), 123–128
[5] X. Wen, U. Vishkin, “FPGA-Based Prototype of a PRAM-On-Chip Processor”, CF'08 (May 5–7, 2008, Ischia, Italy), 55–66
[6] Qthreads, 2012 (data obrascheniya: 2.03.2012) www.cs.sandia.gov/qthreads