Mots-clés : 3D-torus
@article{VYURU_2010_6_a4,
author = {A. A. Korzh and D. V. Makagon and A. A. Borodin and I. A. Zhabin and E. R. Kushtanov and E. L. Syromyatnikov and E. V. Cheryomushkina},
title = {Russian {3D-torus} interconnect with globally addressable memory support},
journal = {Vestnik \^U\v{z}no-Uralʹskogo gosudarstvennogo universiteta. Seri\^a, Matemati\v{c}eskoe modelirovanie i programmirovanie},
pages = {41--53},
year = {2010},
number = {6},
language = {ru},
url = {http://geodesic.mathdoc.fr/item/VYURU_2010_6_a4/}
}
TY - JOUR AU - A. A. Korzh AU - D. V. Makagon AU - A. A. Borodin AU - I. A. Zhabin AU - E. R. Kushtanov AU - E. L. Syromyatnikov AU - E. V. Cheryomushkina TI - Russian 3D-torus interconnect with globally addressable memory support JO - Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie PY - 2010 SP - 41 EP - 53 IS - 6 UR - http://geodesic.mathdoc.fr/item/VYURU_2010_6_a4/ LA - ru ID - VYURU_2010_6_a4 ER -
%0 Journal Article %A A. A. Korzh %A D. V. Makagon %A A. A. Borodin %A I. A. Zhabin %A E. R. Kushtanov %A E. L. Syromyatnikov %A E. V. Cheryomushkina %T Russian 3D-torus interconnect with globally addressable memory support %J Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie %D 2010 %P 41-53 %N 6 %U http://geodesic.mathdoc.fr/item/VYURU_2010_6_a4/ %G ru %F VYURU_2010_6_a4
A. A. Korzh; D. V. Makagon; A. A. Borodin; I. A. Zhabin; E. R. Kushtanov; E. L. Syromyatnikov; E. V. Cheryomushkina. Russian 3D-torus interconnect with globally addressable memory support. Vestnik Ûžno-Uralʹskogo gosudarstvennogo universiteta. Seriâ, Matematičeskoe modelirovanie i programmirovanie, no. 6 (2010), pp. 41-53. http://geodesic.mathdoc.fr/item/VYURU_2010_6_a4/
[1] K. D. Underwood, M. J. Levenhagen, R. Brightwell, “Evaluating NIC hardware requirements to achieve high message rate PGAS support on multi-core processors”, Proceedings of the 2007 ACM/IEEE conference on Supercomputing (2007), 31–40
[2] S. L. Scott, “Synchronization and communication in the T3E multiprocessor”, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems (1996), 26–36 | Zbl
[3] J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks, An Engineering Approach, IEEE Computer Society Press, 1997, 812 pp.
[4] O. V. Dzhosan, A. A. Korzh, “Organizatsiya kommunikatsionnoi seti dlya transpetaflopsnykh superkompyuterov”, Dinamika neodnorodnykh sistem, Trudy ISA RAN, 32, no. 3, 2008, 267–274
[5] J. Kim, W. J. Dally, S. Scott, D. Abts, “Technology-Driven, Highly-Scalable Dragonfly Topology”, Computer Architecture'08 (2008), 77–88
[6] Aurora 8B/10B Protocol Specification SP002 (v2.1), , Xilinx, Inc., 2009 http://www.xilinx.com/products/design_resources/conn_central/grouping/aurora.htm
[7] S. Saini et al., “Performance evaluation of supercomputers using HPCC and IMB Benchmarks”, Journal of Computer and System Sciences, 74 (2008), 965–982 | DOI | MR | Zbl
[8] H. Jin, M. Frumkin, J. Yan, The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance, NAS Technical Report NAS-99-011, October 1999, 72 pp.
[9] M. Field, H. Feng, R. F. Van der Wijngaart, R. Biswas, Unstructured adaptive (UA) NAS Parallel Benchmark, NASA Ames Research Center, CA, 2004, 17 pp.