Geodesic
Semantics of high-level hardware description language HaSCoL
Vestnik Sankt-Peterburgskogo universiteta. Prikladnaâ matematika, informatika, processy upravleniâ, no. 2 (2012), pp. 81-96
Cet article a éte moissonné depuis la source Math-Net.Ru

Voir la notice de l'article

The paper describes semantics for a high-level hardware description language HaSCoL. The language allows to describe a synchronous digital integrated circuit via blocking message passing, blockable pipelines and control constructs, which all software developers are used to. All complex constructs are expressed in terms of a much simpler base level of the language, which is in turn defined in terms of a simple model of computation of a synchronous digital circuit.
Keywords: EDA, semantics.
Mots-clés : HLS, VLSI 
@article{VSPUI_2012_2_a9,
     author = {O. V. Medvedev},
     title = {Semantics of high-level hardware description language {HaSCoL}},
     journal = {Vestnik Sankt-Peterburgskogo universiteta. Prikladna\^a matematika, informatika, processy upravleni\^a},
     pages = {81--96},
     year = {2012},
     number = {2},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/VSPUI_2012_2_a9/}
}
TY  - JOUR
AU  - O. V. Medvedev
TI  - Semantics of high-level hardware description language HaSCoL
JO  - Vestnik Sankt-Peterburgskogo universiteta. Prikladnaâ matematika, informatika, processy upravleniâ
PY  - 2012
SP  - 81
EP  - 96
IS  - 2
UR  - http://geodesic.mathdoc.fr/item/VSPUI_2012_2_a9/
LA  - ru
ID  - VSPUI_2012_2_a9
ER  - 
%0 Journal Article
%A O. V. Medvedev
%T Semantics of high-level hardware description language HaSCoL
%J Vestnik Sankt-Peterburgskogo universiteta. Prikladnaâ matematika, informatika, processy upravleniâ
%D 2012
%P 81-96
%N 2
%U http://geodesic.mathdoc.fr/item/VSPUI_2012_2_a9/
%G ru
%F VSPUI_2012_2_a9
O. V. Medvedev. Semantics of high-level hardware description language HaSCoL. Vestnik Sankt-Peterburgskogo universiteta. Prikladnaâ matematika, informatika, processy upravleniâ, no. 2 (2012), pp. 81-96. http://geodesic.mathdoc.fr/item/VSPUI_2012_2_a9/

[1] Li I., Shum W., Truong K., “160-fold acceleration of the Smith–Waterman algorithm using a field programmable gate array (FPGA)”, BMC Bioinformatics, 8:1 (2007), 185 ; also URL: http://www.biomedcentral.com/1471-2105/8/185) | DOI

[2] Mitra A., Vieira M. R., Bakalov P. e. a., Boosting XML filtering through a scalable FPGA-based architecture, CIDR, 2009 www.crdrdb.org

[3] Coussy P., Morawiec A., High-Level Synthesis: from Algorithm to Digital Circuit, 1st ed., Springer Publishing Company, Inc., Berlin e. a., 2008, 300 pp.

[4] Boulytchev D., Medvedev O., “Hardware Description Language Based on Message Passing and Implicit Pipelining”, East-West Design and Test, (EWDTS), 2009. 7th IEEE Intern. Symposium, 2009, 279–282

[5] Medvedev O., Posov I., “Using hardware-software codesign language to implement CANSCID”, Formal Methods and Models for Codesign, (MEMOCODE), 2010. 8th IEEE/ACM Intern. Conference, 2010, 85–88

[6] Thorsten Grötker G. M., Stan Liao, Swan S., System Design with SystemC, Kluwer Acad. Publ., 2002, 240 pp. | Zbl

[7] Zhu J., Domer R., Gajski D. D., “Syntax and Semantics of the SpecC Language”, Proc. of the SASIMI Workshop, 1997, 75–82

[8] Meredith M., “High-Level SystemC Synthesis with Forte's Cynthesizer”, High-Level Synthesis, eds. P. Coussy, A. Morawiec, Springer Netherlands, 2008, 75–97 | DOI

[9] Medvedev O., “Accelerating multiple alignment on FPGA with a high-level hardware description language”, Central Eastern European Software Engineering Conference in Russia, 2012 (to appear)

[10] Medvedev O., “Obzor vysokourovnevogo yazyka razrabotki apparatury HaSCoL na primere klona protsessora Xilinx Microblaze”, Vtoraya nauch.-tekhn. konferentsiya molodykh spetsialistov «Start v buduschee», 2011, 231–234

[11] Medvedev O., “Use case: otladka realizatsii RISC protsessora dlya FPGA”, Materialy vtoroi mezhvuzovskoi nauch. konferentsii po problemam informatiki SPISOK-2011, 2011, 7–12