Geodesic
High-performance scalable multiprocessor systems based on reconfigurable gate arrays
Numerical methods and programming, Tome 8 (2007) no. 2, pp. 24-33 Cet article a éte moissonné depuis la source Math-Net.Ru

Voir la notice de l'article

A promising approach to the creation of high-performance computing systems with performance capability exceeding foreign supercomputers is considered. Manufactured basic modules and systems on theirs basis are discussed. These systems provide high specific performance due to a new organization of parallel calculations. A single-board basic module contains 320 elementary processors with 50 GFlops board performance. A system with four basic modules has an overall performance of 200 GFlops and occupies a volume of 40 dm$^3$. Hardware and software packages of new multiprocessor systems provide the linear performance growth for different application areas with a real performance above 50% of the peak performance. The paper was prepared on the basis of the authors' report at the International Conference on Parallel Computing Technologies (PaVT-2007; http://agora.guru.ru/pavt).
Keywords: high-performance computing systems, multiprocessor systems, supercomputers, basic module, hardware and software tools. 
@article{VMP_2007_8_2_a7,
     author = {I. A. Kalyaev and I. I. Levin},
     title = {High-performance scalable multiprocessor systems based on reconfigurable gate arrays},
     journal = {Numerical methods and programming},
     pages = {24--33},
     year = {2007},
     volume = {8},
     number = {2},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/VMP_2007_8_2_a7/}
}
TY  - JOUR
AU  - I. A. Kalyaev
AU  - I. I. Levin
TI  - High-performance scalable multiprocessor systems based on reconfigurable gate arrays
JO  - Numerical methods and programming
PY  - 2007
SP  - 24
EP  - 33
VL  - 8
IS  - 2
UR  - http://geodesic.mathdoc.fr/item/VMP_2007_8_2_a7/
LA  - ru
ID  - VMP_2007_8_2_a7
ER  - 
%0 Journal Article
%A I. A. Kalyaev
%A I. I. Levin
%T High-performance scalable multiprocessor systems based on reconfigurable gate arrays
%J Numerical methods and programming
%D 2007
%P 24-33
%V 8
%N 2
%U http://geodesic.mathdoc.fr/item/VMP_2007_8_2_a7/
%G ru
%F VMP_2007_8_2_a7
I. A. Kalyaev; I. I. Levin. High-performance scalable multiprocessor systems based on reconfigurable gate arrays. Numerical methods and programming, Tome 8 (2007) no. 2, pp. 24-33. http://geodesic.mathdoc.fr/item/VMP_2007_8_2_a7/