Geodesic
A hardware implementation of the cryptosystem based on the Zakrevskij FSM
Prikladnaâ diskretnaâ matematika, no. 12 (2010), pp. 23-24

Voir la notice de l'article provenant de la source Math-Net.Ru

This paper presents a hardware implementation in FPGA (field-programmable gate array) of the Zakrevskij FSM-based cryptosystem. Using developed software, we generate a FSM (Finite State Machine) and build the VHDL code for the FSM. Then using Xilinx WebPack Design Software, we program an FPGA integrated circuit. We have evaluated the implementation in FPGA of the FSM-based cryptosystem from the point of view of state encoding style. 
@article{PDM_2010_12_a9,
     author = {A. V. Miloshenko},
     title = {A hardware implementation of the cryptosystem based on the {Zakrevskij} {FSM}},
     journal = {Prikladna\^a diskretna\^a matematika},
     pages = {23--24},
     publisher = {mathdoc},
     number = {12},
     year = {2010},
     language = {ru},
     url = {http://geodesic.mathdoc.fr/item/PDM_2010_12_a9/}
}
TY  - JOUR
AU  - A. V. Miloshenko
TI  - A hardware implementation of the cryptosystem based on the Zakrevskij FSM
JO  - Prikladnaâ diskretnaâ matematika
PY  - 2010
SP  - 23
EP  - 24
IS  - 12
PB  - mathdoc
UR  - http://geodesic.mathdoc.fr/item/PDM_2010_12_a9/
LA  - ru
ID  - PDM_2010_12_a9
ER  - 
%0 Journal Article
%A A. V. Miloshenko
%T A hardware implementation of the cryptosystem based on the Zakrevskij FSM
%J Prikladnaâ diskretnaâ matematika
%D 2010
%P 23-24
%N 12
%I mathdoc
%U http://geodesic.mathdoc.fr/item/PDM_2010_12_a9/
%G ru
%F PDM_2010_12_a9
A. V. Miloshenko. A hardware implementation of the cryptosystem based on the Zakrevskij FSM. Prikladnaâ diskretnaâ matematika, no. 12 (2010), pp. 23-24. http://geodesic.mathdoc.fr/item/PDM_2010_12_a9/