A hardware implementation of the cryptosystem based on the Zakrevskij FSM
Prikladnaâ diskretnaâ matematika, no. 12 (2010), pp. 23-24
This paper presents a hardware implementation in FPGA (field-programmable gate array) of the Zakrevskij FSM-based cryptosystem. Using developed software, we generate a FSM (Finite State Machine) and build the VHDL code for the FSM. Then using Xilinx WebPack Design Software, we program an FPGA integrated circuit. We have evaluated the implementation in FPGA of the FSM-based cryptosystem from the point of view of state encoding style.
@article{PDM_2010_12_a9,
author = {A. V. Miloshenko},
title = {A hardware implementation of the cryptosystem based on the {Zakrevskij} {FSM}},
journal = {Prikladna\^a diskretna\^a matematika},
pages = {23--24},
year = {2010},
number = {12},
language = {ru},
url = {http://geodesic.mathdoc.fr/item/PDM_2010_12_a9/}
}
A. V. Miloshenko. A hardware implementation of the cryptosystem based on the Zakrevskij FSM. Prikladnaâ diskretnaâ matematika, no. 12 (2010), pp. 23-24. http://geodesic.mathdoc.fr/item/PDM_2010_12_a9/
[1] Zakrevskii A. D., “Metod avtomaticheskoi shifratsii soobschenii”, Prikladnaya diskretnaya matematika, 2009, no. 2, 127–137 | MR
[2] Trenkaev V. N., Kolesnikov R. G., “Avtomatnyi podkhod k atakam na simmetrichnye shifry”, Vestnik Tomskogo gosuniversiteta, 2007, Prilozhenie No 23, 130–135
[3] Kitsos P., Sklavos N., Galanis M. D., Koufopavlou O., “64-bit Block ciphers: hardware implementations and comparison analysis”, Computers and Electrical Engineering, 30 (2004), 593–604 | DOI | Zbl