Formal verification of three-valued digital waveforms

N. Yu. Kutsak ; V. V. Podymov

Modelirovanie i analiz informacionnyh sistem, Tome 26 (2019) no. 3, pp. 332-350.

Résumé

We investigate a formal verification problem (mathematically rigorous correctness checking) for digital waveforms used in practical development of digital microelectronic devices (digital circuits) at early design stages. According to modern methodologies, a digital circuit design starts at high abstraction levels provided by hardware description languages (HDLs). One of essential steps of an HDL-based circuit design is an HDL code debug, similar to the same step of program development in means and importance. A popular way of an HDL code debug is based on extraction and analysis of a waveform, which is a collection of plots for digital signals: functional descriptions of value changes related to selected circuit places in real time. We propose mathematical means for automation of correctness checking for such waveforms based on notions and methods of formal verification against temporal logic formulae, and focus on such typical featues of HDL-related digital signals and corresponding (informal) properties, such as real time, three-valuededness, and presence of signal edges.The three-valuededness means that at any given time, besides basic logical values 0 and 1, a signal may have a special undefined value: one of the values 0 and 1, but which one of them is either not known, or not important. An edge point of a signal is a time point at which the signal changes its value. The main results are mathematical notions, propositions, and algorithms which allow to formalize and solve a formal verification problem for considered waveforms, including: definitions for signals and waveforms which the mentioned typical digital signal features; a temporal logic suitable for formalization of waveform correctness properties, and a related verification problem statement; a solution technique for the verification problem, which is based on reduction to signal transfromation and analysis; a corresponding verification algorithm together with its correctness proof and “reasonable” complexity bounds.

Détail

Keywords: formal verification, digital signal, temporal logic, three-valued logic.

Bibliographie

[1] Baier C., Katoen J. P., Principles of model checking, The MIT Press, Cambridge, USA, 2008 | MR

[2] Harris S., Harris D., Digital design and computer architecture, second edition, Morgan Kaufmann Publishers Inc., San Francisco, USA, 2012

[3] Meinel C., Theobald T., Algorithms and data structures in VLSI design: OBDD — foundations and applications, Springer-Verlag, Berlin, Germany, 1998

[4] Kern C., Greenstreet M. R., “Formal verification in hardware design: a survey”, ACM Transactions on Design Automation of Electronic Systems, 4:2 (1999), 123–193 | DOI

[5] Kropf T., Introduction to formal hardware verification, Springer-Verlag, Berlin, Germany, 1999 | MR | Zbl

[6] Bryant R. E., Seger C.J. H., “Formal verification of digital circuits using symbolic ternary system models”, Computer-Aided Verification, CAV 1990, Lecture Notes in Computer Science, 531, Springer-Verlag, Berlin, Germany, 1991, 33–43 | DOI

[7] Baldor K., Niu J., “Monitoring dense-time, continuous-semantics, metric temporal logic”, Runtime Verification, RV 2012, Lecture Notes in Computer Science, 7687, Springer-Verlag, Berlin, Germany, 2013, 245–259 | DOI

[8] Basin D., Klaedtke F., Zălinescu E., “Algorithms for monitoring real-time properties”, Acta Informatica, 55:4 (2018), 309–338 | DOI | MR | Zbl

[9] Yablonsky S. V., Vvedenie v diskretnuju matematiku, Nauka, M., 1986 (in Russian) | MR

[10] Kleene S. C., “On notation for ordinal numbers”, The Journal of Symbolic Logic, 3:4 (1938), 150–155 | DOI | MR

[11] Kleene S. C., Introduction to metamathematics, North-Holland Pub. Co., Amsterdam, Netherlands, 1952 | MR | Zbl

[12] Bruns G., Godefroid P., “Model checking partial state spaces with 3-valued temporal logics”, Computer-Aided Verification, CAV 1999, Lecture Notes in Computer Science, 1633, Springer-Verlag, Berlin, Germany, 1991, 274–287 | DOI | MR

[13] Chechik M., Devereux B., Gurfinkel A., “Model-checking infinite state-space systems with fine-grained abstractions using SPIN”, Model Checking Software, SPIN 2001, Lecture Notes in Computer Science, 2057, Springer-Verlag, Berlin, Germany, 2001, 16–36 | DOI | Zbl

[14] Laroussinie F., Markey N., Schnoebelen P., “Temporal logic with forgettable past”, Proceedings of the 17th Annual IEEE Symposium on Logic in Computer Science, IEEE Computer Society, Washington, DC, USA, 2002, 383–392 | DOI