Geodesic
Single-sweep timing simulation
Kybernetika, Tome 26 (1990) no. 3, pp. 221-231 Cet article a éte moissonné depuis la source Czech Digital Mathematics Library

Voir la notice de l'article

Classification : 68U20, 94C30 
@article{KYB_1990_26_3_a4,
     author = {Pavl{\'\i}k, Petr and Vlach, Ji\v{r}{\'\i}},
     title = {Single-sweep timing simulation},
     journal = {Kybernetika},
     pages = {221--231},
     year = {1990},
     volume = {26},
     number = {3},
     language = {en},
     url = {http://geodesic.mathdoc.fr/item/KYB_1990_26_3_a4/}
}
TY  - JOUR
AU  - Pavlík, Petr
AU  - Vlach, Jiří
TI  - Single-sweep timing simulation
JO  - Kybernetika
PY  - 1990
SP  - 221
EP  - 231
VL  - 26
IS  - 3
UR  - http://geodesic.mathdoc.fr/item/KYB_1990_26_3_a4/
LA  - en
ID  - KYB_1990_26_3_a4
ER  - 
%0 Journal Article
%A Pavlík, Petr
%A Vlach, Jiří
%T Single-sweep timing simulation
%J Kybernetika
%D 1990
%P 221-231
%V 26
%N 3
%U http://geodesic.mathdoc.fr/item/KYB_1990_26_3_a4/
%G en
%F KYB_1990_26_3_a4
Pavlík, Petr; Vlach, Jiří. Single-sweep timing simulation. Kybernetika, Tome 26 (1990) no. 3, pp. 221-231. http://geodesic.mathdoc.fr/item/KYB_1990_26_3_a4/

[1] B. R. Chawla H. K. Gummel, and P. Kozak: MOTIS - An MOS timing simulator. IEEE Trans. Circuits and Systems CAS-22 (1975), 901-909.

[2] A. Vladimirescu, Liu: The simulation of MOS integrated circuits using SPICE 2. Research Report UCB/ERL M 80/7, University of California Berkeley, 1980.

[3] W. T. Weeks, al.: Algorithms for ASTAP - A network analysis program. IEEE Trans. Circuit Theory CT-20 (1973), 628-634.

[4] A. R. Newton, A. L. Sangiovanni-Vincentelli: Relaxation-based electrical simulation. IEEE Trans. Computer-Aided Design CAD-3 (1984), 308-331.

[5] J. White, A. L. Sangiovanni-Vincentelli: RELAX 2: A new waveform relaxation approach to the analysis of LSI MOS circuit. Proc. IEEE Internat. Conf. Circuits Systems 1983, 756 to 759.

[6] J. Kleckner R. Saleh, A. R. Newton: Electrical consistency is schematic simulation. Proc. IEEE Internat. Conf. Circuits Comput., October 1982, 30-34.

[7] P. Pavlík, J. Vlach: WATTIME - Waterloo timing simulator of MOS circuits. Proc. IEEE Internat. Conf. Circuits Systems 1986, 751 - 754.

[8] B. J. Sheu, al.: A compact IGFET charge model. IEEE Trans. Circuits and Systems CAS-31 (1984), 745-748.