Voir la notice de l'article provenant de la source Library of Science
@article{IJAMCS_2005_15_1_a11, author = {Barkalov, A. A. and Barkalov, A. A., Jr.}, title = {Design of {Mealy} {Finite-state} {Machines} with the {Transformation} of {Object} {Codes}}, journal = {International Journal of Applied Mathematics and Computer Science}, pages = {151--158}, publisher = {mathdoc}, volume = {15}, number = {1}, year = {2005}, language = {en}, url = {http://geodesic.mathdoc.fr/item/IJAMCS_2005_15_1_a11/} }
TY - JOUR AU - Barkalov, A. A. AU - Barkalov, A. A., Jr. TI - Design of Mealy Finite-state Machines with the Transformation of Object Codes JO - International Journal of Applied Mathematics and Computer Science PY - 2005 SP - 151 EP - 158 VL - 15 IS - 1 PB - mathdoc UR - http://geodesic.mathdoc.fr/item/IJAMCS_2005_15_1_a11/ LA - en ID - IJAMCS_2005_15_1_a11 ER -
%0 Journal Article %A Barkalov, A. A. %A Barkalov, A. A., Jr. %T Design of Mealy Finite-state Machines with the Transformation of Object Codes %J International Journal of Applied Mathematics and Computer Science %D 2005 %P 151-158 %V 15 %N 1 %I mathdoc %U http://geodesic.mathdoc.fr/item/IJAMCS_2005_15_1_a11/ %G en %F IJAMCS_2005_15_1_a11
Barkalov, A. A.; Barkalov, A. A., Jr. Design of Mealy Finite-state Machines with the Transformation of Object Codes. International Journal of Applied Mathematics and Computer Science, Tome 15 (2005) no. 1, pp. 151-158. http://geodesic.mathdoc.fr/item/IJAMCS_2005_15_1_a11/
[1] Ahmed I. and Dhodhi M.K. (2000): State assignment of finite state machines. — IEE Proc. Comp. Digit. Techn., Vol. 147, No. 1, pp. 15–22.
[2] Baranov S. (1994): Logic Synthesis for Control Automata. —Boston: Kluwer.
[3] Barkalov A.A. and Palagin A.V. (1997): Synthesis of Microprogram Control Units.—Kiev: IC NAS of Ukraine, (in Russian).
[4] Barkalov A.A. (2002): Synthesis of Control Units on Programmable Logic Devices. — Donetsk: DNTU, (in Russian).
[5] Barkalov A.A. (2003): Synthesis of Operational Devices. —Donetsk: DNTU, (in Russian).
[6] De Micheli G. (1994): Synthesis and Optimization of Digital Circuits. —New York: McGraw Hill.
[7] Devadas S. and Newton R. (1991): Exact algorithms for output encoding, state assignment, and four-level Boolean optimization. — IEEE Trans. Comp. Aided Design, Vol. 10, No. 1, pp. 13–27.
[8] Kania D. (2003): Efficient approach to synthesis of multioutput Boolean functions on PAL-base devices. — IEE Proc. Comp. Digit. Techn., Vol. 150, No. 3, pp. 143–149.
[9] Lahtinen V., Kuasilinna K. and Hamalainen T. (2002): Optimizing finite state machine for system-on-chip communication. — Proc. IEEE Int. Symp. Circuits and Systems, Milan, Italy, Vol. 1, pp. 485–488.
[10] Novikov G. (1974): About one approach for finite-statemachines research. — Contr. Syst. Mach., No. 2, pp. 70–75, (in Russian).
[11] Singh M. and Nowick S.M. (2002). Synthesis for logic initializability of synchronous finite state machines. — IEEE Trans. VLSI Syst., Vol. 24, No. 5, pp. 542–557.
[12] Solovjev V.V. (1996): Design of the Functional Units of Digital Systems Using Programmable Logic Devices. — Minsk: Bestprint, (in Russian).
[13] Solovjev V.V. (2001): Design of Digital Systems Using the Programmable Logic Integrate Circuits. — Moscow: Hotline–Telecom, (in Russian).