Black Box Delay Fault Models for Non-scan Sequential Circuits
Computer Science and Information Systems, Tome 15 (2018) no. 1
Cet article a éte moissonné depuis la source Computer Science and Information Systems website
We presented nine new black box delay fault models for non-scan sequential circuits at the functional level, when the primary inputs and primary outputs are available only. We examined the suggested fault models in two stages. During the first stage of the experiment, we selected the best two fault models for further examination on the base of criterion proposed in the paper. During the second stage, we used the functional delay fault model and two black box delay fault models from the first stage for test selection. The comparison of fault coverages was carried out for transition faults. The obtained results demonstrate that transition fault coverages of tests selected based on proposed black box fault models are similar to coverages of tests selected based on functional delay fault model that uses the inner state of circuit.
Keywords:
sequential non-scan circuit, functional test, black box delay fault model
@article{CSIS_2018_15_1_a10,
author = {Eduardas Bareisa and Vacius Jusas and Kestutis Motiejunas and Liudas Motiejunas and Rimantas Seinauskas},
title = {Black {Box} {Delay} {Fault} {Models} for {Non-scan} {Sequential} {Circuits}},
journal = {Computer Science and Information Systems},
year = {2018},
volume = {15},
number = {1},
url = {http://geodesic.mathdoc.fr/item/CSIS_2018_15_1_a10/}
}
TY - JOUR AU - Eduardas Bareisa AU - Vacius Jusas AU - Kestutis Motiejunas AU - Liudas Motiejunas AU - Rimantas Seinauskas TI - Black Box Delay Fault Models for Non-scan Sequential Circuits JO - Computer Science and Information Systems PY - 2018 VL - 15 IS - 1 UR - http://geodesic.mathdoc.fr/item/CSIS_2018_15_1_a10/ ID - CSIS_2018_15_1_a10 ER -
%0 Journal Article %A Eduardas Bareisa %A Vacius Jusas %A Kestutis Motiejunas %A Liudas Motiejunas %A Rimantas Seinauskas %T Black Box Delay Fault Models for Non-scan Sequential Circuits %J Computer Science and Information Systems %D 2018 %V 15 %N 1 %U http://geodesic.mathdoc.fr/item/CSIS_2018_15_1_a10/ %F CSIS_2018_15_1_a10
Eduardas Bareisa; Vacius Jusas; Kestutis Motiejunas; Liudas Motiejunas; Rimantas Seinauskas. Black Box Delay Fault Models for Non-scan Sequential Circuits. Computer Science and Information Systems, Tome 15 (2018) no. 1. http://geodesic.mathdoc.fr/item/CSIS_2018_15_1_a10/