The Design and Evaluation of Hierarchical Multi-level Parallelisms for H.264 Encoder on Multi-core Architecture
Computer Science and Information Systems, Tome 7 (2010) no. 1.

Voir la notice de l'article provenant de la source Computer Science and Information Systems website

As a video coding standard, H.264 achieves high compress rate while keeping good fidelity. But it requires more intensive computation than before to get such high coding performance. A Hierarchical Multi-level Parallelisms (HMLP) framework for H.264 encoder is proposed which integrates four level parallelisms � frame-level, slice-level, macroblock-level and data-level into one implementation. Each level parallelism is designed in a hierarchical parallel framework and mapped onto the multi-cores and SIMD units on multi-core architecture. According to the analysis of coding performance on each level parallelism, we propose a method to combine different parallel levels to attain a good compromise between high speedup and low bit-rate. The experimental results show that for CIF format video, our method achieves the speedup of 33.57x-42.3x with 1.04x-1.08x bit-rate increasing on 8-core Intel Xeon processor with SIMD Technology.
Keywords: H.264 encoder; Hierarchical Multi-level Parallelisms; Multi-core Architecture
@article{CSIS_2010_7_1_a16,
     author = {Haitao Wei and Junqing Yu and Jiang Li},
     title = {The {Design} and {Evaluation} of {Hierarchical} {Multi-level} {Parallelisms} for {H.264} {Encoder} on {Multi-core} {Architecture}},
     journal = {Computer Science and Information Systems},
     publisher = {mathdoc},
     volume = {7},
     number = {1},
     year = {2010},
     url = {http://geodesic.mathdoc.fr/item/CSIS_2010_7_1_a16/}
}
TY  - JOUR
AU  - Haitao Wei
AU  - Junqing Yu
AU  - Jiang Li
TI  - The Design and Evaluation of Hierarchical Multi-level Parallelisms for H.264 Encoder on Multi-core Architecture
JO  - Computer Science and Information Systems
PY  - 2010
VL  - 7
IS  - 1
PB  - mathdoc
UR  - http://geodesic.mathdoc.fr/item/CSIS_2010_7_1_a16/
ID  - CSIS_2010_7_1_a16
ER  - 
%0 Journal Article
%A Haitao Wei
%A Junqing Yu
%A Jiang Li
%T The Design and Evaluation of Hierarchical Multi-level Parallelisms for H.264 Encoder on Multi-core Architecture
%J Computer Science and Information Systems
%D 2010
%V 7
%N 1
%I mathdoc
%U http://geodesic.mathdoc.fr/item/CSIS_2010_7_1_a16/
%F CSIS_2010_7_1_a16
Haitao Wei; Junqing Yu; Jiang Li. The Design and Evaluation of Hierarchical Multi-level Parallelisms for H.264 Encoder on Multi-core Architecture. Computer Science and Information Systems, Tome 7 (2010) no. 1. http://geodesic.mathdoc.fr/item/CSIS_2010_7_1_a16/